Udemy
  •  
  •  
  •  
  •  
  •  
  •  
  •  
  •  
  •  
  •  
  •  
  •  
  •  
Development
Web Development Data Science Mobile Development Programming Languages Game Development Database Design & Development Software Testing Software Engineering Development Tools No-Code Development
Business
Entrepreneurship Communications Management Sales Business Strategy Operations Project Management Business Law Business Analytics & Intelligence Human Resources Industry E-Commerce Media Real Estate Other Business
Finance & Accounting
Accounting & Bookkeeping Compliance Cryptocurrency & Blockchain Economics Finance Finance Cert & Exam Prep Financial Modeling & Analysis Investing & Trading Money Management Tools Taxes Other Finance & Accounting
IT & Software
IT Certification Network & Security Hardware Operating Systems Other IT & Software
Office Productivity
Microsoft Apple Google SAP Oracle Other Office Productivity
Personal Development
Personal Transformation Personal Productivity Leadership Career Development Parenting & Relationships Happiness Esoteric Practices Religion & Spirituality Personal Brand Building Creativity Influence Self Esteem & Confidence Stress Management Memory & Study Skills Motivation Other Personal Development
Design
Web Design Graphic Design & Illustration Design Tools User Experience Design Game Design Design Thinking 3D & Animation Fashion Design Architectural Design Interior Design Other Design
Marketing
Digital Marketing Search Engine Optimization Social Media Marketing Branding Marketing Fundamentals Marketing Analytics & Automation Public Relations Advertising Video & Mobile Marketing Content Marketing Growth Hacking Affiliate Marketing Product Marketing Other Marketing
Lifestyle
Arts & Crafts Beauty & Makeup Esoteric Practices Food & Beverage Gaming Home Improvement Pet Care & Training Travel Other Lifestyle
Photography & Video
Digital Photography Photography Portrait Photography Photography Tools Commercial Photography Video Design Other Photography & Video
Health & Fitness
Fitness General Health Sports Nutrition Yoga Mental Health Dieting Self Defense Safety & First Aid Dance Meditation Other Health & Fitness
Music
Instruments Music Production Music Fundamentals Vocal Music Techniques Music Software Other Music
Teaching & Academics
Engineering Humanities Math Science Online Education Social Science Language Teacher Training Test Prep Other Teaching & Academics
AWS Certification Microsoft Certification AWS Certified Solutions Architect - Associate AWS Certified Cloud Practitioner CompTIA A+ Cisco CCNA Amazon AWS CompTIA Security+ AWS Certified Developer - Associate
Graphic Design Photoshop Adobe Illustrator Drawing Digital Painting InDesign Character Design Canva Figure Drawing
Life Coach Training Neuro-Linguistic Programming Personal Development Mindfulness Meditation Personal Transformation Life Purpose Emotional Intelligence CBT
Web Development JavaScript React CSS Angular PHP WordPress Node.Js Python
Google Flutter Android Development iOS Development Swift React Native Dart Programming Language Mobile Development Kotlin SwiftUI
Digital Marketing Google Ads (Adwords) Social Media Marketing Marketing Strategy Google Ads (AdWords) Certification Internet Marketing YouTube Marketing Email Marketing Retargeting
SQL Microsoft Power BI Tableau Business Analysis Business Intelligence MySQL Data Analysis Data Modeling Big Data
Business Fundamentals Entrepreneurship Fundamentals Business Strategy Online Business Startup Business Plan Blogging Freelancing Home Business
Unity Game Development Fundamentals Unreal Engine C# 3D Game Development C++ 2D Game Development Unreal Engine Blueprints Blender
30-Day Money-Back Guarantee
Design Design Tools Risc-V

VSD - Pipelining RISC-V with Transaction-Level Verilog

Front end VLSI design can’t get easier than this
Rating: 4.4 out of 54.4 (63 ratings)
497 students
Created by Kunal Ghosh, Steven Hoover
Last updated 2/2018
English
English [Auto]
30-Day Money-Back Guarantee

What you'll learn

  • Students will be able to use and implement concepts of pipelining using TL-verilog language and Makerchip platform
  • Build their own verilog models for IP's using a simpler and powerful Verilog design environment

Requirements

  • You should know basics of digital design like flip-flops, gates, clock, etc.
  • You should have finished RISC-V ISA - Part 1a course on Udemy if new to CPU microarchitecture
  • You should have a modern web browser like chrome, and login to Makerchip to ensure compatibility

Description

Do you want to build just verilog models or high-quality verilog models in half the time? 

Have you implemented a processor using Verilog? Which was the most important part of your implementation? What was your code size in Verilog? What if, we told you that you can reduce your verilog code size by about 3.5x by a new technology? What if, we told you that you can create any digital sequential logic you can dream up faster than you ever thought possible, all within your browser?

How about a ‘change’? Change the way you used to write your verilog code. Change the way you used to implement Pipelining for your processor. Change is the only “constant”. I encourage and welcome you to think in the right direction with experts from this field in my webinar on “Pipelining RISC-V with Transaction-Level Verilog” which was conducted on 10th Feb’ 2018 with Steve Hoover, Founder of Redwood EDA and Makerchip Platform

This webinar is really important for people who have taken up my RISC-V ISA course on Udemy, as we will show efficient RTL implementation of some instructions in this one.

Enjoy the webinar and Happy Learning....

Who this course is for:

  • Anyone who wants to learn transaction-level verilog
  • Anyone who wants to stay ahead of curve in frontend VLSI
  • Anyone who wants to learn and implement pipelining concepts in field of computer architecture

Course content

8 sections • 27 lectures • 3h 38m total length

  • Preview03:29
  • Launch of makerchip.com and introduction to webinar motive
    10:15
  • Live QnA with participants on webinar content and motive
    07:03

  • Preview08:11
  • RISC-V waterfall diagram and hazards
    06:09
  • Live QnA with participants regarding processor architecture
    08:31

  • RISC-V IP challenges and WARP-V development progress
    09:12
  • Why Transaction-Level verilog?
    07:27
  • Introduction to makerchip.com platform
    09:22

  • More about makerchip.com and first exercise for participants
    10:15
  • Inverter exercise for participants and LIVE QnA about makerchip.com platform
    08:48
  • Preview09:49
  • LIVE QnA with participants regarding exercises
    11:52

  • Pythagoras theorem example of pipeline
    07:47
  • Retiming implementation in TL-Verilog vs system verilog
    10:10
  • Preview10:00
  • Exercise to identify error conditions in WARP-V
    08:10

  • WARP-V operand mux
    08:56
  • Register bypass and time division multiplexing (TDM) example
    08:47
  • Solve TDM exercise - Part1
    08:10
  • Solve TDM exercise - Part2
    06:05
  • LIVE QnA with participants regarding pipeline interactions and other topics
    04:38

  • Hierarchy and interfaces in TL-Verilog
    07:10
  • LIVE QnA with participants on WARP-V core
    04:22
  • Transaction flow and wrap-up course content
    10:21

  • Certification challenge problem statement
    09:37
  • Preview03:30

Instructors

Kunal Ghosh
Digital and Sign-off expert at VLSI System Design(VSD)
Kunal Ghosh
  • 4.2 Instructor Rating
  • 9,095 Reviews
  • 32,427 Students
  • 32 Courses

Kunal Ghosh is the Director and co-founder of VLSI System Design (VSD) Corp. Pvt. Ltd. Prior to launching VSD in 2017, Kunal held several technical leadership positions at Qualcomm's Test-chip business unit. He joined Qualcomm in 2010. He led the Physical design and STA flow development of 28nm, 16nm test-chips. At 2013, he joined Cadence as Lead Sales Application engineer for Tempus STA tool. Kunal holds a Masters degree in Electrical Engineering from Indian Institute of Technology (IIT), Bombay, India and specialized in VLSI Design & Nanotechnology.

Hands on with Technology @

1) MSM (mobile station mode chips) - MSM chips are used for CDMA modulation/demodulation. It consists of DSP’s and microprocessors for running applications such as web-browsing, video conferencing, multimedia services, etc.

2) Memory test chips - Memory test chips are used to validate functionality of 28nm custom/compiler memory as well as characterize their timing, power and yield.

3) DDR-PHY test chips - DDR-PHY test chips are basically tested for high speed data transfer

4) Timing and physical design Flow development for 130nm MOSFET technology node till 16nm FinFET technology node.

5) “IR aware STA” and “Low power STA”

6) Analyzed STA engine behavior for design size up to 850 million instance count

ACADEMIC

1) Research Assistant to Prof. Richard Pinto and Prof. Anil Kottantharayil on “Sub-100nm optimization using Electron Beam Lithography”, which intended to optimize RAITH-150TWO Electron Beam Lithography tool and the process conditions to attain minimum resolution, use the mix-and-match capabilities of the tool for sub-100nm MOSFET fabrication and generate mask plates for feature sizes above 500nm.

2) Research Assistant to with Prof. Madhav Desai, to characterize RTL, generated from C-to-RTL AHIR compiler, in terms of power, performance and area. This was done by passing RTL, generated from AHIR compiler, through standard ASIC tool chain like synthesis and place & route. The resulting netlist out of PNR was characterized using standard software

PUBLICATION 

1) “A C-to-RTL Flow as an Energy Efficient Alternative to Embedded Processors in Digital Systems” submitted in the conference “13th Euromicro Conference on Digital System Design, Architectures, Methods and Tools, DSD 2010, 1-3 September 2010, Lille, France”

2) Concurrent + Distributed MMMC STA for 'N' views

3) Signoff Timing and Leakage Optimization On 18M Instance Count Design With 8000 Clocks and Replicated Modules Using Master Clone Methodology With EDI Cockpit

4) Placement-aware ECO Methodology - No Slacking on Slack

Tips on order in which you need to learn VLSI and become a CHAMPION:

If I would had been you, I would had started with Physical Design and Physical design webinar course where I understand the entire flow first, then would have moved to CTS-1 and CTS-2 to look into details of how the clock is been built.

Then, as you all know how crosstalk impacts functioning at lower nodes, I would gone for Signal Integrity course to understand impacts of scaling and fix them. Once I do that, I would want to know how to analyze performance of my design and I would have gone for STA-1, STA-2  and Timing ECO webinar courses, respectively

Once you STA, there’s an internal curiosity which rises, and wants us to understand, what goes inside timing analysis at transistor level. To full-fill that, I would had taken Circuit design and SPICE simulations Part 1 and Part 2 courses.

And finally, to understand pre-placed cells, IP’s and STA in even more detail, I would have taken custom layout course and Library Characterization course

All of above needs to be implemented using a CAD tool and needs to be done faster, for which I would have written TCL or perl scripts. So for that, I would start to learn TCL-Part1 and TCL-Part2 courses, at very beginning or in middle

Finally, if I want to learn RTL and synthesis, from specifications to layout, RISC-V ISA course will teach the best way to define specs for a complex system like microprocessor 

Connect with me for more guidance !!

Hope you enjoy the session best of luck for future !!

Steven Hoover
Founder, Redwood EDA
Steven Hoover
  • 4.5 Instructor Rating
  • 63 Reviews
  • 497 Students
  • 1 Course

Steve Hoover is the founder of the Massachusetts startup, Redwood EDA. Steve holds a BS in electrical engineering, summa cum laude, from Rensselaer Polytechnic Institute and an MS in computer science from the University of Illinois. He has extensive expertise in high-performance server CPU design, having contributed to multiple generations of Alpha microprocessors at DEC and Compaq as well as Itanium and Xeon server CPUs at Intel. After leading the early logic design of an Intel Omni-Path HPC network switch, Steve redirected his design experience where it could be helpful to other designers and founded Redwood EDA. In conjunction with his commercial endeavors, Steve is actively contributing to the specification of open transaction-level hardware description language extensions and is developing the Makerchip online digital logic design environment to eliminate barriers to open-source hardware development in the cloud.

  • Udemy for Business
  • Teach on Udemy
  • Get the app
  • About us
  • Contact us
  • Careers
  • Blog
  • Help and Support
  • Affiliate
  • Impressum Kontakt
  • Terms
  • Privacy policy
  • Cookie settings
  • Sitemap
  • Featured courses
Udemy
© 2021 Udemy, Inc.