Udemy
    •  
    •  
    •  
    •  
    •  
    •  
    •  
    •  
Subscribe
Turn what you know into an opportunity and reach millions around the world.
Learn More
Your cart is empty.
Keep shopping
VSD - Pipelining RISC-V with Transaction-Level Verilog
Rating: 4.1 out of 5(90 ratings)
782 students

VSD - Pipelining RISC-V with Transaction-Level Verilog

Front end VLSI design can’t get easier than this
Created byKunal Ghosh, Steven Hoover
Last updated 2/2018
English

What you'll learn

  • Students will be able to use and implement concepts of pipelining using TL-verilog language and Makerchip platform
  • Build their own verilog models for IP's using a simpler and powerful Verilog design environment

Course content

8 sections • 27 lectures • 3h 38m total length

  • Introduction and welcome to participants and Steve3:29
  • Launch of makerchip.com and introduction to webinar motive10:15
  • Live QnA with participants on webinar content and motive7:03

Requirements

  • You should know basics of digital design like flip-flops, gates, clock, etc.
  • You should have finished RISC-V ISA - Part 1a course on Udemy if new to CPU microarchitecture
  • You should have a modern web browser like chrome, and login to Makerchip to ensure compatibility

Description

Do you want to build just verilog models or high-quality verilog models in half the time? 

Have you implemented a processor using Verilog? Which was the most important part of your implementation? What was your code size in Verilog? What if, we told you that you can reduce your verilog code size by about 3.5x by a new technology? What if, we told you that you can create any digital sequential logic you can dream up faster than you ever thought possible, all within your browser?

How about a ‘change’? Change the way you used to write your verilog code. Change the way you used to implement Pipelining for your processor. Change is the only “constant”. I encourage and welcome you to think in the right direction with experts from this field in my webinar on “Pipelining RISC-V with Transaction-Level Verilog” which was conducted on 10th Feb’ 2018 with Steve Hoover, Founder of Redwood EDA and Makerchip Platform

This webinar is really important for people who have taken up my RISC-V ISA course on Udemy, as we will show efficient RTL implementation of some instructions in this one.

Enjoy the webinar and Happy Learning....

Who this course is for:

  • Anyone who wants to learn transaction-level verilog
  • Anyone who wants to stay ahead of curve in frontend VLSI
  • Anyone who wants to learn and implement pipelining concepts in field of computer architecture

Report abuse