Your cart is empty.
Keep shopping
RTLStudio: Master Verilog HDL & RTL Design for Free
New
24 students
RTLStudio: Master Verilog HDL & RTL Design for Free
Searching the "rtlstudio". Learn Verilog HDL in your browser: 30 RTL labs with sim, Surfer, and Yosys. No CAD install.
Created byMatbi RTLStudio
Last updated 8/2026
English
What you'll learn
- Write synthesizable Verilog RTL: combinational vs sequential logic, always blocks, if/case, buses, and parameters.
- Build and run testbenches: $display, #delay, stimulus, and how to read a simulation log for PASS/FAIL.
- Practice the full loop in RTLStudio (browser): edit → lint → simulate → inspect waveforms (Surfer) → Yosys schematic.
- Implement real RTL patterns: counters, FSMs, pipelines, clock/reset, and a simple memory interface.
- Follow a 30-lesson masterclass path from Hello World to FSM/BRAM, pausing to fill TODOs yourself.
Explore related topics
Course content
10 sections • 32 lectures • 59m total length
Requirements
- No FPGA board and no CAD install. You only need a browser and a free RTLStudio account. Helpful (not required): basic digital logic — AND/OR, mux, flip-flop. We start from Hello World if you are new to Verilog.
Description
This course teaches Verilog HDL the way hardware engineers actually work: you write RTL, run a testbench, read the sim log, and look at waveforms and a Yosys schematic. (Search the "rtlstudio" on google)
You practice inside RTLStudio, a browser IDE. There is no Vivado or Quartus install and no FPGA board. Open a lesson, fill the TODOs, press Run, and repeat the same steps yourself at rtlstudio.
The class is a 30-lesson path filmed in the IDE:
• Start here — Quick Start (lint, simulate, synthesize) and a curriculum trailer
• Warm up — Hello World and your first AND-gate RTL
• Core syntax — wire vs reg, buses, hex, operators, concatenation
• Control flow — if/else, case, blocking vs non-blocking
• Hierarchy — instantiation, parameter vs localparam, generate, function vs task, system tasks, headers
• Sequential logic — delay, clock and reset, D flip-flop
• Numbers and counters — overflow, signed vs unsigned, enable and rollover
• Pipeline — valid/sync patterns
• FSMs — 3-always-block style and a vending machine
• Memory — interface basics and BRAM timing
• Next step — logic and .sv
Each lecture is short. Pause, type the TODO, simulate, then watch the Appendix code review. By the end you should be able to write synthesizable combinational and sequential Verilog, build a simple testbench, and debug with logs and waveforms—not only slides.
This course is for EE/CS students, firmware engineers, and anyone moving toward FPGA or ASIC RTL. Basic digital logic (gates, mux, flip-flop) helps, but we start from Hello World if you are new to Verilog.
Who this course is for:
- Beginners in Verilog/RTL who want to type and simulate, not only watch slides — EE/CS students, firmware engineers, and FPGA/ASIC career switchers. Also: self-learners who want a daily ~2-minute lab they can repeat in the browser at rtlstudio.