Zynq Training - Learn Zynq 7000 SOC device on Microzed FPGA
4.4 (25 ratings)
Instead of using a simple lifetime average, Udemy calculates a course's star rating by considering a number of different factors such as the number of ratings, the age of ratings, and the likelihood of fraudulent ratings.
3,358 students enrolled
Wishlisted Wishlist

Please confirm that you want to add Zynq Training - Learn Zynq 7000 SOC device on Microzed FPGA to your Wishlist.

Add to Wishlist

Zynq Training - Learn Zynq 7000 SOC device on Microzed FPGA

Learn the Basics of Xilinx Zynq® All Programmable System on a Chip (SoC) Design in Xilinx SDK.
Bestselling
4.4 (25 ratings)
Instead of using a simple lifetime average, Udemy calculates a course's star rating by considering a number of different factors such as the number of ratings, the age of ratings, and the likelihood of fraudulent ratings.
3,358 students enrolled
Created by Lumina Inova
Last updated 2/2017
English
Current price: $10 Original price: $140 Discount: 93% off
5 hours left at this price!
30-Day Money-Back Guarantee
Includes:
  • 2 hours on-demand video
  • 3 Articles
  • Full lifetime access
  • Access on mobile and TV
What Will I Learn?
  • Use Vivado to Create a Zynq Hardware Design
  • Understand the Fundamentals of Zynq design in Xilinx SDK
  • Undetstand Structures for Processing Logic
  • Learn the difference between Processing Logic (PL) and Processing Systems (PS)
  • Go from Hello World to Blinking an LED to Reading and Writing from Memory to Exploiting Timers
View Curriculum
Requirements
  • A Zynq Device (Microzed Board from Avnet Recommended but can use any Zynq Board)
  • Vivado Design Suite 2015.4 or higher
  • Xilinx SDK Installed (included with Vivado)
  • PC with Internet Connection
  • C/ C++ Programming Experience
Description

Course Update: 

Note! This course price will increase to $150 as of 1st September 2017 from $140. The price will increase regularly due to updated content. Get this course while it is still low.

LATEST: Course Updated For September 2017 OVER 3316+ SATISFIED STUDENTS HAVE ALREADY ENROLLED IN THIS COURSE!

----------------------------------------------

Do you want to learn the new Zynq Development in Xilinx SDK?  Are you lost when it comes to getting started with Zynq Training? Or are you new to FPGA's? This course will teach you all the
fundamentals of the Zynq Design and Vivado in the shortest time so that you
can get started developing on (Field-programmable gate array) FPGA (System of Chip) SOC. 

Now why should you take this course when Xilinx Official Partners already offer training? Most of their course are held bi-annually which means you will have to wait at most 6 months before starting the basic training. Also these courses can cost over thousands of dollars. 

I am an FPGA Designer with a Masters Degree in Electronic Engineering. I have over 20000 students on Udemy.This course is designed to help you understand the fundamentals of Zynq Design through practical and easy to understand labs. This class covers these capabilities, including BSP creation, built-indrivers, example C code, interrupts, debugging, flash programming. You will learn all the fundamentals through practice as you follow along with the training. Together we will build a strong foundation in SOC Development in Xilinx SDK with this training for beginners. This Course will enable you to:

  • Import Board Definition Files
  • Use the Vivado to build, synthesize, implement, and download a design to your FPGA.
  • How to use Xilinx SDK
  • Learn how to access memory modules and GPIO from Xilinx SDK
  • Debugging in Xilinx SDK
  • Understand Stucts or Structure in C programming and why they are important

Training Duration:

2 hour

Skills Gained

After Completing this Training, you will know how to:

  • Design for 7 series+ FPGAs (System on Chip) SOC,
  • Learn how to set up the Zynq in Vivado,
  • Create a Simple Hello world App in Xilinx SDK,
  • Access GPIO to blink an LED,
  • Learn how to read from GPIO button peripherals,
  • Understand Structures in C or C++ and how to use them in Xilinx SDK,
  • Debug your design and understand how to step through lines in your code,
  • Learn how to add more hardware in Processing Logic,
  • Use the Processing logic to create a Block RAM memory,
  • Learn to Read and Write from internal memory,
  • Create your own timing App using both polled and interrupt methods
  • Get an indepth insight into interrupts and how they work on Zynq devices

Skills Gained

This course only costs less than 1% of the Official XIlinx Partner Training Courses which has similar content. Not only will you save on money but you will save on Time. Similar courses usually run over 2 days. This course, however, you will be able to complete in under 2 hours, depending on your learning speed. 

You will receive a verifiable certificate of completion upon finishing the course. We also offer a full Udemy 30 Day Money Back Guarantee if you are not happy with this course, so you can learn with no risk to you.

See you inside this course.

Who is the target audience?
  • Digital designers who have a working knowledge of HDL (VHDL) and who are new to Xilinx FPGAs
  • Designers who are already using Zynq for design should not take this course unless they are struggling with the basics.
  • Take this course if you want save $3200 in training costs of similar training material
  • Take this course if you want to get started with Zynq devices
  • Want to learn how to use Xilinx SDK
Students Who Viewed This Course Also Viewed
Curriculum For This Course
20 Lectures
02:05:46
+
Introduction to Course
6 Lectures 15:23

Introduction to the Zynq Course

Preview 02:02

Before you embark on this course
00:42

This video will show you how to go about downloading and installing the Xilinx Vivado Design Suite as well as Xilinx SDK. 

Preview 06:03

This video show unveils the unboxing of the MicroZed Zynq Development kit from Avnet. I show you what comes in side the development kit as well how to set up up your Zynq FPGA SOC in Hardware.
Preview 02:16

This video shows you how to add board definitions files to Vivado for the specifically for the Micro and picozed boards.Board definitions help you save time of manually setting up the constraints as well as pin allocations and help you speed up time to market. Speak to your FPGA SOC Zynq distributor for obtaining board definitions for your specific Zynq FPGA.

Preview 04:05

Download the code from GitHub for the following Labs.

Download the Zynq Source C Files from GitHub
00:15
+
Lab1
2 Lectures 17:54

This video shows you how to get started with Zynq. So start out by creating a block diagram, add your Zynq Processor and then run block automation; Easy as that! In the next video we will use the SDK to create a simple hello World C program.

Preview 07:45

In this lecture we will move the Xilinx SDK in eclipse and program a simple hello world app via UART.
You will have to set up your hardware peripherals as shown in the previous video if you haven't already seen it
In this video we use a Microzed board but you can use any Zynq device or even a Microblaze processor to Run this code.



Preview 10:09
+
Lab2
5 Lectures 33:25
This video show unveils the unboxing of the MicroZed Zynq Development kit from Avnet. I show you what comes in side the development kit as well how to set up up your Zynq FPGA SOC in Hardware.

A struct in the C programming language (and many derivatives) is a complex data type declaration that defines a physically grouped list of variables to be placed under one name in a block of memory, allowing the different variables to be accessed via a single pointer, or the struct declared name which returns the same address. The struct can contain many other complex and simple data types in an association, so is a natural organizing type for records like the mixed data types in lists of directory entries reading a hard drive (file length, name, extension, physical (cylinder, disk, head indexes) address, etc.), or other mixed record type (patient names, address, telephone... insurance codes, balance, etc.).

Now Structs on Xilinx FPGA are useful to access peripherals such as GPIO, ethernet, USB etc. Structs save a lot of typing and can significantly reduce your productivity when calling on certain functions in board support package. This Lecture shows introduces you to the concepts of structures in C++ on Xilinx SDK.

If you want to blink an LED on FPGA, you will require structs. We will create a blink LED example in the next two lectures


Understanding Structs in XIlinx SDK
05:42

This lecture will show you how to blink an LED on any Zynq Device in Vivado and Xilinx SDK. If you have an FPGA or Zynq device you can learn how to blink an LED on a Zynq or Microblaze using the Xilinx SDK.


How to blink an LED on Zynq Devices (Part1)
11:50

This lecture will show you how to blink an LED on any Zynq Device in Vivado and Xilinx SDK. If you have an FPGA or Zynq device you can learn how to blink an LED on a Zynq or Microblaze using the Xilinx SDK.

To learn more on Image Processing, PCB Design, FPGAs, Zynq and Vivado then Check out
http://www.arduinostartups.com/
Please like and Subscribe for more videos :)

How to blink an LED on Zynq Devices (Part2)
09:05

Create a Delay function in C Xilinx SDK for Zynq Boards -Zynq Tutorial

In the Last Lecture, we created a flash LED in Xilinx SDK on a Zynq device. This tutorial shows you how to blink that LED in the most simplest way possible. It is very easy to create a delay function in C and C++ and add it to your Xilinx code in Xilinx SDK (Eclipse Based)

Once you know how to create a Delay function in C Xilinx SDK for Zynq Boards, you can check out the next lecture that will show you how to debug your embedded code.


Delay function in C Xilinx SDK for Zynq Boards
05:47

Your Feedback is greatly Appreciated. Please feel free to ask questions.

Feedback on the Course
01:01
+
Lab3
1 Lecture 13:33

This lecture will show you Debugging on a Zynq in Xilinx SDK Eclipse on ARM A9 processor which is built into the MicroZed board.In this video we shall look at the concepts behind debuging a piece of C code. This is important for all software development because mistakes can be easily made.

Because Xilinx SDK is based on Eclipse, you will easily grasp how to debug and step into or step over the code that we wrote in the previous video.

Remember you require the JTAG USB cable in order to debug your project.

Debugging on a Zynq in Xilinx SDK Eclipse is really easy

Debugging on Zynq in Xilinx SDK
13:33
+
Lab4
1 Lecture 08:48

This lecture discusses expanding Zynq with AXI BRAM and SPI Programmable Logic

In the previous video we have confined our effors to the Hardened Processing system or PS section of the Zynq 7000 device. 


However, your zynq device is much more than just a processor. It provides a large quantity of FPGA programmable logic or PL that can configured by the user. So in this lecture we going back to Vivado to add an BRAM controller that uses the AXI protocol with some
simple Block memory. And then we are also going to add an SPI controller to communicate with external SPI slave devices.

Expanding Zynq with AXI BRAM and SPI Programmable Logic
08:48
+
Lab5
1 Lecture 06:49

Read GPIO on Zynq with MIO PushButtons Xilinx SDK

In this lecture we'll learn how to link our Zynq Processor to a GPIO MIO push button. We read the
state of the push button and output this state to an LED. Very simple lab but is powerful in
terms of learning and understanding how to use a Zynq Processor.

Preview 06:49
+
Lab6
1 Lecture 14:07

Reading and Writing to Memory in Xilinx SDK. This video shows you how to read and write to BRAM memory in Xilinx SDK on Zynq devices. This Zynq training lecture shows you what you need to do in order to use the AXI bus to communicate with the BRAM modules that we instantiated in Xilinx
Vivado.


Reading and Writing to Memory in Xilinx SDK
14:07
+
Lab7
1 Lecture 13:52

Timers (Polled) in Xilinx SDK Zynq Training

In this Lab we look at how it is possible to accurately measure time using hardware based timer peripheral.


This will give us much greater flexibility in designs, considerably more control and will allows us to avoid wastage of the processors time. This lecture deals with polled timers, the next lecture will discuss timer interrupts in Xilinx SDK on Zynq devices.

Timers (Polled) in Xilinx SDK Zynq Training
13:52
+
Conclusion and Bonus Section
2 Lectures 02:01

Cool Resources for Students
00:28
About the Instructor
Lumina Inova
4.3 Average rating
918 Reviews
22,227 Students
10 Courses
Masters in Electronic Engineering (21000+ Students on Udemy)

Lumina Inova (Previously Arduino Startups), with over 21000+ students on Udemy, has over 8 years in Printed Circuit Board (PCB) design as well in image processing and embedded control. He completed his Masters Degree in Electronic engineering and published two papers on the IEEE Database with one called "Vision-based adaptive Cruise Control using Pattern Matching" and the other called "A Three-Step Vehicle Detection Framework for Range Estimation Using a Single Camera" (on Google Scholar). His work was implemented in LabVIEW. He works as an Embedded Electronic Engineer in defense research and has experience in FPGA design with programming in both VHDL and Verilog.

Lumina Inova also has expertise in Augmented Reality and Machine Learning in which he shall be introducing new technologies to the Udemy Platform.