How To Implement Your First VHDL Design on FPGA

Learn VHDL Syntax and realize a simple design on FPGA using VHDL starting from scratch
4.2 (116 ratings)
Instead of using a simple lifetime average, Udemy calculates a
course's star rating by considering a number of different factors
such as the number of ratings, the age of ratings, and the
likelihood of fraudulent ratings.
2,649 students enrolled
Instructed by SURF VHDL IT & Software / Hardware
Start Learning Now
  • Lectures 8
  • Length 1 hour
  • Skill Level Beginner Level
  • Languages English
  • Includes Lifetime access
    30 day money back guarantee!
    Available on iOS and Android
    Certificate of Completion
Wishlisted Wishlist

How taking a course works


Find online courses made by experts from around the world.


Take your courses with you and learn anywhere, anytime.


Learn and practice real-world skills and achieve your goals.

About This Course

Published 3/2016 English

Course Description

This course is not sponsored or affiliated with Udemy, Inc.

Do you like to start with VHDL without pain?

Here you can watch a complete example about how to implement your first VHDL design on FPGA.

You will learn step by step how to implement a simple VHDL design on FPGA starting from the architecture definition to the FPGA layout.

During this course, you will learn how to:

  • Define hardware architecture
  • Write the VHDL code
  • Simulate your VHDL code using ModelSim
  • Debug the VHDL code
  • Layout on FPGA
  • Test the design

You start to learn how to write a good VHDL/RTL and how to approach the FPGA world.

In the VHDL Syntax section you can learn the VHDL Syntax, all what you need to start with VHDL

Happy learning!

Surf-VHDL Team!

What are the requirements?

  • Basic of boolean algebra
  • Basic of digital electronics
  • Desire to learn

What am I going to get from this course?

  • Learn a good approach on Digital Design on FPGA
  • Learn Basic VHDL Syntax
  • Start VHDL Design on FPGA
  • Simulate VHDL Design using Modelsim
  • Debug VHDL Design
  • Layout VHDL Design on FPGA
  • Configure an FPGA and test a VHDL design

Who is the target audience?

  • This course is for people who love Digital Design
  • Desire to learn how to start good gesign on FPGA using VHDL
  • Want to learn VHDL an need an easy introduction to the language

What you get with this course?

Not for you? No problem.
30 day money back guarantee.

Forever yours.
Lifetime access.

Learn on the go.
Desktop, iOS and Android.

Get rewarded.
Certificate of completion.


Section 1: Intro

Why you should join this course. Watch what you are going to learn.

You can start from here if you already know the basic of VHDL. If you need to know the VHDL Syntax you can start from "VHDL Syntax" section and learn the basic of VHDL.

I hope you enjoy the course!


Download the eBook where you can find the 10 basic rules to implement a good VHDL Design. In the eBook you will find the guideline for the implementation of the course

Section 2: VHDL Course

Let's start to learn good practice for digital design implementation. You can apply this methodology to all your other work


In this second video you will learn how to implement VHDL test bench for your design and start to simulate it using ModelSim. At the end of the video you will be able to

  • setup a VHDL test bench
  • simulate the design
  • create ModelSim simulation script

After VHDL Design and Simulation is the time to Layout the VHDL code on FPGA. In this video you will learn how to:

  • create a complete Quartus II project
  • Layout the VHDL code on FPGA
  • setup the pin-out
  • create Quartus II script file.

During the VHDL design test you will find a problem…


Introduce the debounce logic in order to filter external spikes


Layout fixed version of design and test on DE0 altera board

Section 3: BONUS

When you simulate your VHDL code, sometimes you need to export your simulation result or to read the input stimuli from an external file. Let's see how we can do that.

Students Who Viewed This Course Also Viewed

  • Loading
  • Loading
  • Loading

Instructor Biography

SURF VHDL, The Easiest Way to Learn VHDL

We want to support FPGA/ASIC junior and, why not, senior hardware designers in finding examples and useful hints for their VHDL designs.

Our target is to enable you to “surf” the VHDL:

We made the VHDL learning experience as simple as it can be.

We are sharing with you everything that actually helped ourselves in mastering the VHDL.

We strongly believe in knowledge sharing as one of the most important means to improve this world.

We would very much appreciate your cooperation either by submitting your questions or by sharing the link to this website with friends and colleagues

Enjoy the experience!

Ready to start learning?
Start Learning Now