VSD - A complete guide to install Openlane and Sky130nm PDK

Another step towards freedom in IC design!!
New
Rating: 4.2 out of 5 (22 ratings)
586 students
VSD - A complete guide to install Openlane and Sky130nm PDK
New
Rating: 4.2 out of 5 (22 ratings)
586 students
Step by step technique to install openlane and sky130nm PDK from scratch
View outputs of every installation steps and verify

Requirements

  • Need to complete this free course on Udemy for Linux virtual box installation and other dependencies "VSD - A complete guide to install open-source EDA tools"
  • Windows or Linux OS. If its a Windows machine and Linux OS is not available, finish Udemy free course "VSD - A complete guide to install open-source EDA tools" for VLSI fundamentals

Description

This course is an extension of Udemy free course "VSD - A complete guide to install open-source EDA tools". It explains in detail, how to install OpenLANE EDA tool chain and open-process Sky130nm PDK's which was jointly released by Google and Skywater. OpenLANE EDA tool chain is based on several components like OpenROAD, Yosys, Magic, Netgen and Fault & custom methodology scripts.

In case, you have a Windows Laptop, then refer to Udemy free course "VSD - A complete guide to install open-source EDA tools" to understand how to install Linux on Windows using Virtualbox, from scratch.

Enjoy the videos and start SoC design for free - All the best and happy learning

Who this course is for:

  • Beginner in VLSI looking to work with open-source EDA tools and completed Udemy free course "VSD - A complete guide to install open-source EDA tools"

Course content

2 sections • 5 lectures • 38m total length
  • Introduction to IC design components
    04:29

Instructors

Digital and Sign-off expert at VLSI System Design(VSD)
Kunal Ghosh
  • 4.3 Instructor Rating
  • 8,460 Reviews
  • 30,830 Students
  • 32 Courses

Kunal Ghosh is the Director and co-founder of VLSI System Design (VSD) Corp. Pvt. Ltd. Prior to launching VSD in 2017, Kunal held several technical leadership positions at Qualcomm's Test-chip business unit. He joined Qualcomm in 2010. He led the Physical design and STA flow development of 28nm, 16nm test-chips. At 2013, he joined Cadence as Lead Sales Application engineer for Tempus STA tool. Kunal holds a Masters degree in Electrical Engineering from Indian Institute of Technology (IIT), Bombay, India and specialized in VLSI Design & Nanotechnology.

Hands on with Technology @

1) MSM (mobile station mode chips) - MSM chips are used for CDMA modulation/demodulation. It consists of DSP’s and microprocessors for running applications such as web-browsing, video conferencing, multimedia services, etc.

2) Memory test chips - Memory test chips are used to validate functionality of 28nm custom/compiler memory as well as characterize their timing, power and yield.

3) DDR-PHY test chips - DDR-PHY test chips are basically tested for high speed data transfer

4) Timing and physical design Flow development for 130nm MOSFET technology node till 16nm FinFET technology node.

5) “IR aware STAandLow power STA

6) Analyzed STA engine behavior for design size up to 850 million instance count

ACADEMIC

1) Research Assistant to Prof. Richard Pinto and Prof. Anil Kottantharayil on “Sub-100nm optimization using Electron Beam Lithography”, which intended to optimize RAITH-150TWO Electron Beam Lithography tool and the process conditions to attain minimum resolution, use the mix-and-match capabilities of the tool for sub-100nm MOSFET fabrication and generate mask plates for feature sizes above 500nm.

2) Research Assistant to with Prof. Madhav Desai, to characterize RTL, generated from C-to-RTL AHIR compiler, in terms of power, performance and area. This was done by passing RTL, generated from AHIR compiler, through standard ASIC tool chain like synthesis and place & route. The resulting netlist out of PNR was characterized using standard software

PUBLICATION 

1) “A C-to-RTL Flow as an Energy Efficient Alternative to Embedded Processors in Digital Systems” submitted in the conference “13th Euromicro Conference on Digital System Design, Architectures, Methods and Tools, DSD 2010, 1-3 September 2010, Lille, France

2) Concurrent + Distributed MMMC STA for 'N' views

3) Signoff Timing and Leakage Optimization On 18M Instance Count Design With 8000 Clocks and Replicated Modules Using Master Clone Methodology With EDI Cockpit

4) Placement-aware ECO Methodology - No Slacking on Slack

Tips on order in which you need to learn VLSI and become a CHAMPION:

If I would had been you, I would had started with Physical Design and Physical design webinar course where I understand the entire flow first, then would have moved to CTS-1 and CTS-2 to look into details of how the clock is been built.

Then, as you all know how crosstalk impacts functioning at lower nodes, I would gone for Signal Integrity course to understand impacts of scaling and fix them. Once I do that, I would want to know how to analyze performance of my design and I would have gone for STA-1, STA-2  and Timing ECO webinar courses, respectively

Once you STA, there’s an internal curiosity which rises, and wants us to understand, what goes inside timing analysis at transistor level. To full-fill that, I would had taken Circuit design and SPICE simulations Part 1 and Part 2 courses.

And finally, to understand pre-placed cells, IP’s and STA in even more detail, I would have taken custom layout course and Library Characterization course

All of above needs to be implemented using a CAD tool and needs to be done faster, for which I would have written TCL or perl scripts. So for that, I would start to learn TCL-Part1 and TCL-Part2 courses, at very beginning or in middle

Finally, if I want to learn RTL and synthesis, from specifications to layout, RISC-V ISA course will teach the best way to define specs for a complex system like microprocessor 

Connect with me for more guidance !!

Hope you enjoy the session best of luck for future !!

Research Intern @VSD
Nickson Jose
  • 4.2 Instructor Rating
  • 22 Reviews
  • 585 Students
  • 1 Course

ABOUT ME:

An Engineer by degree and a life-long student. A VLSI enthusiast focusing majorly on Physical Design domain. My work primarily revolves around block and SoC design planning using opensource EDA tools. Associated with three standalone PnR projects on Skywater 130nm and osu 180nm pdks and currently working on efabless' Openlane (RTL2GDS) flow project; aimed at complete automation of all stages from RTL to all the way down to GDSII.

AFFILIATIONS:

Research Intern at VLSI System Design (VSD) Corp. Pvt. Ltd.