Xilinx VIVADO Beginner Course for FPGA Development in VHDL
What you'll learn
- Idea of VHDL Programming , VIVADO Design Methodology and Designing/Implementing Design in Zynq FPGA-ZedBoard
- Use fundamental VHDL constructs to create simple designs. Understanding the Conditional Statements in VHDL.
- Design Simulation testbench on VHDL and simulating the designs.
- Design with structural design methodology on VHDL.
- Designing Decoder, Adder, Register and Counter in VHDL and Implementing in ZedBoard
- Implementing State Machine in VHDL; Designing/Implementing Sequence Detector
Requirements
- Basic idea of VHDL
- Idea of VIVADO Design Suit and Zynq 7000 Architecture
- FPGA Design Methodology Basic
- We have included all the basics of VHDL, VIVADO and Zynq in this Course, So No Worries!!!
Description
"Learn VIVADO Development from Basic to Intermediate Level!!!"
This Course is of VHDL Programming from Basic (logic gate design) to Advance Design (Structural Design and State Machine Design). After completing the course student will get idea of VHDL programming design methodology, VIVADO Design Flow, Zynq Architecture, Creating Simulation Testbench, Conditional Statements, Combinational Circuit Design with VHDl, Sequential Circuit Design, Structural Design in VHDL and State Machine Design in VHDL.
In each section we have included Lab session on VIVADO which have been implemented on Zynq Board (i.e ZedBoard) FPGA, so Student will get complete design skill on VHDL with VIVADO.
You guys can Learn the course while using ISE Design Suit.While VIVADO is successor of ISE so this Course and VHDL Design Methodology is same for ISE based design so do not scare about VIVADO because of it just a latest version of Design tool than ISE.
The Top Level Outlines of the Course is:
Basic Digital Design with VHDL and VIVADO Tool
Creating Testbench on VHDL and Simulating with VIVADO Tool
Combinational Circuit Design in VHDL: Decoder Design,
Sequential Circuit Design in VHDL: BCD Counter Design and implementation on ZedBoard
Implementing digital design lab on Xilinx Zynq Boards: ZedBoard and Zybo
Structural Design in VHDL: Creating Full Adder using Half Adder
State Machine Design : Designing Sequence Detector in VHDL
8-bit ALU Design and Simulation in VHDL
Who this course is for:
- Electronics Engineering
- Computer Science
- Electrical Engineering
- Robotics Enthusiast
- Embedded System
Instructor
Digitronix Nepal is an FPGA Design Company serving global customers since 2013. As of the initiative of "Democratizing FPGA Education all over the World", Digitronix Nepal has partnered with LogicTronix [FPGA Design and Machine Learning Company] for creating online learning courses and tutorials on "FPGA, VHDL/Verilog, Computer Vision & Video Processing, High Level Synthesis (HLS), MATLAB/System Generator, Machine Learning Acceleratio, SDAccel, SDSoC, Pynq Development, etc."
Digitronix Nepal believes that with the "Ultra Low Cost and FREE Courses" on FPGA Design, enthusiast from any country can learn and explore on the Field of FPGA Design and grab the global opportunities on FPGA Design, ASIC/VLSI Design and Machine Learning Acceleration.