Udemy
    •  
    •  
    •  
    •  
    •  
    •  
    •  
    •  
Turn what you know into an opportunity and reach millions around the world.
Learn More
Your cart is empty.
Keep shopping
The Complete SystemVerilog For Digital Design and Synthesis
Rating: 4.6 out of 5(16 ratings)
161 students

The Complete SystemVerilog For Digital Design and Synthesis

Master RTL Design: Build a RISC-V SoC from Scratch using Synthesizable SystemVerilog
Created byAIC LAB
Last updated 3/2026
English
English

What you'll learn

  • Master SystemVerilog fundamentals including data types, operators, modules, interfaces, and advanced language features for digital design.
  • Write synthesizable SystemVerilog code following industry best practices to create reliable hardware designs for FPGA and ASIC implementation.
  • Design and verify digital circuits from simple combinational logic to complex sequential systems using simulation and testbenches.
  • Build complete digital systems through 20 hands-on labs, progressing from basic adders to a full RISC-V System-on-Chip (SoC).
  • Debug and verify designs using self-checking testbenches and simulation techniques to ensure correct hardware behavior.
  • Apply SystemVerilog interfaces and modports to create clean, maintainable hierarchical designs with simplified module connections.
  • Understand the differences between simulation-only constructs and synthesizable code to avoid common design pitfalls.

Course content

19 sections • 207 lectures • 9h 2m total length

  • Course Overview2:48
  • Introduction1:00

    This section provides an essential foundation for digital circuit design, covering everything from the history of hardware description languages to the key concepts and tools used in modern ASIC and FPGA development.

  • What is a Digital Circuit?1:11

    This lecture illustrates correct versus incorrect combinational and sequential logic implementations in digital circuit design.

  • Synthesizable SystemVerilog2:07

    Synthesizable code: If your code can be used to build real hardware components, such as flip-flops, logic gates, and multiplexers, it is likely synthesizable.

  • History of Hardware Description Languages (HDLs)0:58

    A short history of hardware description languages from pre-HDL to SystemVerilog.

  • SystemVerilog: Introduction1:34
  • Best Practices for Naming1:46
  • Level of Abstraction2:24
  • From Sand To Chip1:18
  • Design flow7:24
  • Linting Check0:43
  • SystemVerilog Assertions (SVA)0:46
  • Constraints0:53
  • The Differences between ASIC and FPGA RTL coding2:26
  • Take Home Messages2:44
  • Lab 1 Vivado Installation4:07
  • Getting Started with Vivado6:15

Requirements

  • Basic knowledge of Digital Logic Design is required
  • Understanding of binary numbers and Boolean algebra (working with 0s and 1s)
  • Familiarity with basic logic gates (AND, OR, XOR, NOT)
  • Knowledge of combinational circuits like multiplexers and decoders
  • Understanding of sequential circuits including flip-flops and registers
  • Basic concepts of finite state machines (FSM)

Description

Become a Digital Design Engineer by Building a 32-bit RISC-V Processor

Welcome to a comprehensive, lab-driven journey into the heart of modern Silicon Design.

In this course, you will master SystemVerilog, the industry’s most powerful language for hardware description and verification. But you won't just learn syntax. You will apply every concept to a semester-long project: Designing, Simulating, and Synthesizing a RISC-V based System on Chip (SoC).

What sets this course apart?

  • We start with the RISC-V architecture and move through the datapath, controller, and memory units.

  • You will implement the Open Bus Interface (OBI) and integrate peripherals like UART.

  • Learn how to write code that isn't just "simulatable," but is fully Synthesizable for FPGA and ASIC.

  • Master complex structures like FIFO buffers, Finite State Machines (FSMs), and Word-Aligned Memory.

By the end of this course, you will have:

  1. A fully functional RISC-V Datapath designed by you.

  2. Deep knowledge of SystemVerilog data types, packages, and interfaces.

  3. A professional project to showcase in your portfolio.

What you will learn

  1. Design and verify a RISC-V CPU using synthesizable SystemVerilog.

  2. Implement complex hardware structures like ALUs, Register Files, and FIFO Buffers.

  3. Master FSM (Finite State Machine) design for hardware controllers.

  4. Understand and implement the Open Bus Interface (OBI) for SoC communication.

  5. Convert architectural specifications into efficient, high-performance RTL code.

  6. Handle Clock Dividers, Synchronous logic, and Memory Alignment like a professional.

Who this course is for:

  • University students taking digital design, computer architecture, or VLSI courses who need to learn industry-standard hardware description languages
  • Recent graduates preparing for careers in FPGA design or ASIC design
  • Professional engineers working in hardware design who want to deepen their SystemVerilog knowledge and learn best practices for synthesizable code
  • Verilog users looking to transition to SystemVerilog and understand its advanced features like interfaces, modports, and enhanced data types
  • Hardware engineers who want hands-on experience building complete systems, from basic circuits to a RISC-V System-on-Chip

Report abuse