
Welcome to the course of brief overview about Peripheral Component Interconnect Express ( PCIe ). Brief information about this course and outline of the program.
History and evolution of PCIe standard from legacy PCI / PCI-X standard. Advantages and implementation to achieve higher data throughput.
Brief introduction about peripheral component interconnect express (pcie).
PCIe bus topology, components and inter communication methodologies
Various PCIe terminology like Wire, Signal, Lane and Link.
Evolution of PCIe with multiple versions and its respective data throughput.
Root complex which is root of PCIe hierarchy, which has direction connection with CPU & Memory.
PCIe Endpoint defined with a function with Type 00 Configuration Space.
PCIe Switch expands the PCIe bus and forwards the packets between root complex and endpoint
PCIe to PCI / PCI-X Bridge which provides the legacy system interface to your system.
PCI compatible model which eases the upgrade path from legacy PCI device.
PCIe has been layered with three layers of Transaction, Data Link and Physical Layer.
Transaction layer is top layer of PCIe, which does packetizing and de-packetizing.
Data link layer is a middle layer of PCIe architecture, which takes care of data integrity and reliability.
Physical layer contains hardware circuitry, which converts between packet and serialized data format.
Inter layer interface creates an interface between transaction & data link layer, data link & physical layer.
PCIe has four different address space like Memory, IO, Configuration and Message.
Transaction Layer Packet header and its respective content information
Transaction Layer Packet Header with each field detailed information
Various PCIe packet header with PCIe header format and type fields.
PCIe address translation feature support in the TLP header.
PCIe Configuration Space and its registers information
PCIe command register and its respective field description
Explains the PCIe status register within the PC configuration space, detailing the presence of extended capability lists, endpoint interactions, transactions, and error handling.
Type 0 Configuration Space is meant for PCIe Endpoint
Type 1 Configuration Space is meant for PCIe Root Complex and Switch.
PCI Configuration Space register and Description.
Linux PCI Device Resource access and configuration using Proc / Sys File System
PCI Command Line Utilities
Demonstration of PCI Configuration Register Read & Write using SETPCI utility
PCI Library Structure Definition and Functional APIs and Usage description
Brief introduction about Peripheral Component Interconnect Express (PCIe) and also it presents the PCIe fundamentals and essentials. Also it provides information about PCIe architecture, topology and terminology. Also it details the components like root complex, endpoint, switch and pcie to pci/pci-x bridge. Also it presents the information about PCIe layering with detailed Transaction Layer Packet Information.