
To get internal referral opportunity:
Send your resume along with your ID and the company you want to apply to asic.bootcamp@gmail.com
Develop and constrain clock timing for ASIC designs by creating clocks, handling generated clocks, and constraining io paths with sdc to ensure accurate timing and power-aware designs.
Master timing verification by balancing design rules with optimization goals, mastering max transition, max transmission, max cap, min pulse width, clock uncertainty, and setup/hold checks for robust timing analysis.
Demonstrates special timing checks for multi clock domain designs, including integer versus non-integer clock relationships, multi-cycle setup and hold, clock domain crossing, and clock gating concepts.
Explore how noise and crosstalk arise from coupling between parallel nets in ASICs, causing glitches and delta delays, and learn practical fixes like routing changes and gate resizing.
Ensure sign-off of ASIC STA by defining functional and test analyses, validating corner-based timing, parasitic extraction with RC annotations, and robust clock, path, and constraint controls for reliable design closure.
Hello dear fellow VLSI Engineers,
> If you are new to Static Timing Analysis and often feel:
No systematic way to learn, learn it little by little can be slow and frustrating
Difficult to grab the most important piece of knowledge that will help you in your interview/work
Don’t know the reason behind the methodology
You have come to the right place, after completing this course, no more "surprises" in your daily job!
> New edits in year 2019:
We have collected a lot feedback from previous course comments. There are 3 major improvement we made this time:
No more distracting ambient/background music;
Fully custom transcription in sync with the narrator content;
Recorded narrator voice with TTS technology (we have to seek for this resort due to our limited bandwidth/budget). But it is much more easy to understand now.
Make the course more practical emphasized along with the essential theoretical background. We have introduced a lot new examples and 28 special topics right after each knowledge point.
> If you are actively looking for a new job, you may also want to watch for the course in planning: (will be coming online in a short time)
ASIC Bootcamp for VLSI Students: Cracking the Physical Design Interview